Foto 1 di 1

Foto di catalogo

Systemverilog Assertions and Functional Coverage: Guide to Language, Methodology - Foto 1 di 1

SystemVerilog Assertions and Functional Coverage : Guide to Language, Methodology and Applications by Ashok B. Mehta (2013, Hardcover)

AlibrisBooks (497492)

99,1% di feedback positivi

Prezzo:

US $195,66

CircaEUR 169,95

+ $25,82 di spese di spedizione

Restituzioni:

Restituzioni entro 30 giorni. Le spese di spedizione del reso sono a carico dell'acquirente..

Condizione:

Nuovo

New Hard cover

Informazioni su questo prodotto

Product Identifiers

PublisherSpringer New York

ISBN-101461473233

ISBN-139781461473237

eBay Product ID (ePID)160068249

Product Key Features

Number of PagesXxxiii, 356 Pages

LanguageEnglish

Publication NameSystemverilog Assertions and Functional Coverage : Guide to Language, Methodology and Applications

SubjectSystems Architecture / General, Electronics / Circuits / General, Electronics / General, Logic Design, Computer Engineering

Publication Year2013

TypeTextbook

Subject AreaComputers, Technology & Engineering

AuthorAshok B. Mehta

FormatHardcover

Dimensions

Item Height0.3 in

Item Weight250.3 Oz

Item Length9.3 in

Item Width6.1 in

Additional Product Features

Intended AudienceScholarly & Professional

Number of Volumes1 vol.

IllustratedYes

Table Of ContentIntroduction.- System Verilog Assertions.- Immediate Assertions.- Concurrent Assertions - Basics (sequence, property, assert).- Sampled Value Functions $rose, $fell.- Operators.- System Functions and Tasks.- Multiple clocks.- Local Variables.- Recursive property.- Detecting and using endpoint of a sequence.- 'expect'.- 'assume' and formal (static functional) verification.- Other important topics.- Asynchronous Assertions !!!.- IEEE-1800-2009 Features.- SystemVerilog Assertions LABs.- System Verilog Assertions - LAB Answers.- Functional Coverage.- Performance Implications of coverage methodology.- Coverage Options (Reference material).

SynopsisThis book provides a hands-on, application-oriented guide to the language and methodology of both SystemVerilog Assertions and SytemVerilog Functional Coverage. Readers will benefit from the step-by-step approach to functional hardware verification, which will enable them to uncover hidden and hard to find bugs, point directly to the source of the bug, provide for a clean and easy way to model complex timing checks and objectively answer the question 'have we functionally verified everything'. Written by a professional end-user of both SystemVerilog Assertions and SystemVerilog Functional Coverage, this book explains each concept with easy to understand examples, simulation logs and applications derived from real projects. Readers will be empowered to tackle the modeling of complex checkers for functional verification, thereby drastically reducing their time to design and debug., This book offers a hands-on, application-oriented guide to the language and methodology of SystemVerilog Assertions and SystemVerilog Functional Coverage. Includes easy-to-understand examples, simulation logs and applications derived from real-world projects.

LC Classification NumberTK7867-7867.5